

# Keyboard Encoder


## FEATURES

- One integrated circuit required for complete keyboard assembly
- N key rollover or lock out operation
- Quad mode operation
- Lock out/rollover selection under external control (option)
- Self-contained or slave oscillator circuit
- 10 output data bits available
- Outputs directly compatible with TTL/DTL or MOS logic arrays
- Output data buffer register included
- Output enable provided (option)
- External data complement control provided (option)
- Pulse or level data ready output signal provided (option)
- "Any Key Down" output provided (option)
- Externally controlled delay network provided to eliminate the effect of contact bounce
- Programmable coding with a single mask change
- Static charge protection on all input and output terminals
- Entire circuit protected by a layer of glass passivation


## DESCRIPTION

The General Instrument AY-5-3600 is a Keyboard Encoder containing a 3600 bit Read Only Memory and all the logic necessary to encode single pole single throw keyboard closures into a usable 10 bit code. Data, Any Key Down and Data Ready outputs are directly compatible with TTL/DTL or MOS logic arrays without the need for any special interface components. The AY-5-3600 is fabricated with **MTNS** technology and contains 5000 P channel enhancement mode transistors on a single monolithic chip.

## PIN CONFIGURATION 40 LEAD DUAL IN LINE



## BLOCK DIAGRAM



**CUSTOM CODING INFORMATION**

The custom coding information for General Instrument's AY-5-3600 Keyboard Encoder ROM should be transmitted to General Instrument in the form of 80 column punched cards. Each ROM pattern requires 92 cards (1 title card, 1 circuit option card and 90 ROM pattern cards). (See Note 1)

If it is not possible to supply punched cards, then the Truth Table should be completed (See Note 1). However, there would be a

substantial savings in both the coding charge and turn-around time if punched cards were used. Upon receipt of the punched cards or the Truth Table, General Instrument will prepare a computer-generated Truth Table which will be returned to the user for verification.

NOTE 1: Card and Truth Table format available upon request.

**PIN OPTIONS**

Pins 6-40 of the AY-5-3600 are permanently assigned. The functions assigned to pins 1-5 depend on which functional options are selected from the following:

**External Clock**

—requires one package pin to input an external clock source.

**Internal Oscillator**

—requires three package pins interconnected with an external RC network to develop the clock required.

**Lockout/Rollover (LO/RO)**

—requires one package pin to externally select N-Key Lockout or N-Key Rollover. LO = +5V, RO = GND.

**Complement Control (CC)**

—requires one package pin to externally control the logic state of the data bits (B1-B10) and, if required, the Data Ready output.

**Chip Enable (CE)**

—requires one package pin to control the data bits (B1-B10) and, if required, the Data Ready and Any Key Output.

**Any Key Output (AKO)**

—requires one package pin to indicate a key depression.

**Output Data BH 10 (B10)**

—requires one package pin when ten data bits are required to encode each key.

**Select the pin options desired:**

External Clock + 4 of the following functions

OR

Internal Oscillator + 2 of the following functions  
LO/RO, CC, CE, AKO, BIO

The following chart lists the pin assignments according to the functions selected above:

PIN 1	PIN 2	PIN 3	PIN 4	PIN 5
External Clock	LO/RO	CC	CE	AKO
External Clock	LO/RO	CC	CE	BIO
External Clock	LO/RO	CC	AKO	BIO
External Clock	LO/RO	CE	AKO	BIO
External Clock	CC	CE	AKO	BIO
Internal Oscillator			LO/RO	CC
			LO/RO	CE
			LO/RO	AKO
			LO/RO	BIO
			CC	CE
			CC	AKO
			CC	BIO
			CE	AKO
CE	BIO			
AKO	BIO			

**ELECTRICAL CHARACTERISTICS**

**Maximum Ratings\***

- V<sub>DD</sub> and V<sub>GG</sub> (with respect to V<sub>CC</sub>) . . . . . -20V to +0.3V
- Logic input voltages (with respect to V<sub>CC</sub>) . . . . . -20V to +0.3V
- Storage Temperature . . . . . -65°C to +150°C
- Operating Temperature Range . . . . . 0°C to +70°C

\*Exceeding these ratings could cause permanent damage. Functional operation of this device at these conditions is not implied—operating ranges are specified below.

**Standard Conditions (unless otherwise noted)**

- V<sub>CC</sub> = +5 Volts ±0.5 Volts
- V<sub>GG</sub> = -12 Volts ±1.0 Volts, V<sub>DD</sub> = GND
- (V<sub>CC</sub> = Substrate Voltage)
- Operating Temperature (T<sub>A</sub>) = 0°C to +70°C

## ELECTRICAL CHARACTERISTICS

Characteristics	Sym	Min	Typ**	Max	Units	Conditions
<b>Clock Frequency</b>	f	10	50	100	kHz	See Block diagram footnote* for typical R-C values
<b>External Clock Width</b>		7	—	—	μs	
<b>Clock Input</b>	V <sub>I0</sub> V <sub>I1</sub>	V <sub>00</sub> V <sub>CC</sub> -1.4	—	.15 V <sub>CC</sub> +0.3	V V	
<b>Data Input</b> (Shift, Control, Complement Control, Lockout/Rollover, Chip Enable & External Clock)						
Logic "0" Level	V <sub>I0</sub>	V <sub>00</sub>	—	+0.75	V	
Logic "1" Level	V <sub>I1</sub>	V <sub>CC</sub> -1.1	—	V <sub>CC</sub> +0.3	V	
Shift & Control Input Current	I <sub>Nec</sub>	75	95	120	μA	V <sub>I</sub> = +5V
<b>X Output (X<sub>0</sub>-X<sub>8</sub>)</b>						
Logic "1" Output Current	I <sub>X1</sub>	40 600 900 1500 3000	170 1300 1800 3800 6000	400 2500 3500 6000 10000	μA μA μA μA μA	V <sub>OUT</sub> = V <sub>CC</sub> (See Note 2) V <sub>OUT</sub> = V <sub>CC</sub> -1.3V V <sub>OUT</sub> = V <sub>CC</sub> -2.0V V <sub>OUT</sub> = V <sub>CC</sub> -5V V <sub>OUT</sub> = V <sub>CC</sub> -10V
Logic "0" Output Current	I <sub>X0</sub>	8 6 5 2 —	15 11 10 5 0.5	50 35 30 15 5	μA μA μA μA μA	V <sub>OUT</sub> = V <sub>CC</sub> V <sub>OUT</sub> = V <sub>CC</sub> -1.3V V <sub>OUT</sub> = V <sub>CC</sub> -2.0V V <sub>OUT</sub> = V <sub>CC</sub> -5V V <sub>OUT</sub> = V <sub>CC</sub> -10V
<b>Y Input (Y<sub>0</sub>-Y<sub>8</sub>)</b>						
Trip Level	V <sub>Y</sub>	V <sub>CC</sub> -5	V <sub>CC</sub> -3	V <sub>CC</sub> -2	V	Y Input Going Positive (See Note 2)
Hysteresis	ΔV <sub>Y</sub>	0.5	0.9	1.4	V	(See Note 1)
Selected Y Input Current	I <sub>YS</sub>	18 14 13 6 —	36 28 25 12 1	100 90 80 60 30	μA μA μA μA μA	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = V <sub>CC</sub> -1.3V V <sub>IN</sub> = V <sub>CC</sub> -2.0V V <sub>IN</sub> = V <sub>CC</sub> -5V V <sub>IN</sub> = V <sub>CC</sub> -10V
Unselected Y Input Current	I <sub>YU</sub>	9 7 6 3 —	18 14 13 6 0.5	50 45 40 30 15	μA μA μA μA μA	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = V <sub>CC</sub> -1.3V V <sub>IN</sub> = V <sub>CC</sub> -2.0V V <sub>IN</sub> = V <sub>CC</sub> -5V V <sub>IN</sub> = V <sub>CC</sub> -10V
<b>Input Capacitance</b>	C <sub>IN</sub>	—	3	10	pF	at 0V (All Inputs)
<b>X-Y Precharge Characteristics</b>	φ <sub>P</sub>	1500 200	3500 600	5000 1500	μA μA	V = V <sub>CC</sub> V = V <sub>CC</sub> -5 (See Note 2)
<b>Switch Characteristics</b>						
Minimum Switch Closure	—	—	—	—	—	See Timing Diagram
Contact Closure Resistance	Z <sub>CC</sub> Z <sub>CO</sub>	— 1 × 10 <sup>7</sup>	— —	300 —	Ω Ω	
<b>Strobe Delay</b>						
Trip Level (Pin 31)	V <sub>SD</sub>	V <sub>CC</sub> -4	V <sub>CC</sub> -3	V <sub>CC</sub> -2	V	
Hysteresis	V <sub>SD</sub>	0.5	0.9	1.4	V	(See Note 1)
Quiescent Voltage (Pin 31)		-3	-5	-9	V	With Internal Switched Resistor
<b>Data Output (B1-B10), Any Key Down Output, Data Ready</b>						
Logic "0"	—	—	—	.55	V	I <sub>OL</sub> = .25mA
	—	—	—	0.8	V	I <sub>OL</sub> = 1.6mA
Logic "1"	—	V <sub>CC</sub> -1.3	—	—	V	I <sub>OH</sub> = .95mA
<b>Power</b>						
I <sub>CC</sub>	—	—	8	13	mA	V <sub>CC</sub> = +5V
I <sub>GG</sub>	—	—	8	13	mA	V <sub>GG</sub> = -12V

\*\*Typical values are at +25°C and nominal voltages.

## NOTE

- Hysteresis is defined as the amount of return required to unlatch an input.
- Precharge of X outputs and Y inputs occurs during each scanned clock cycle.

**OPERATION**

The AY-5-3600 contains (see Block Diagram) a 3600 bit ROM, 9-stage and 10-stage ring counters, a 10 bit comparator, timing circuitry, a 90 bit memory to store the location of encoded keys for *n* key rollover operation, an externally controllable delay network for eliminating the effect of contact bounce, an output data buffer, and TTL/DTL/MOS compatible output drivers.

The ROM portion of the chip is a 360 by 10 bit memory arranged into four 90-word by 10-bit groups. The appropriate levels on the Shift and Control Inputs selects one of the four 90-word groups; the 90-individual word locations are addressed by the two ring counters. Thus, the ROM address is formed by combining the Shift and Control Inputs with the two ring counters.

The external outputs of the 9-stage ring counter and the external inputs to the 10-bit comparator are wired to the keyboard to form an X-Y matrix with the 90-keyboard switches as the crosspoints. In the standby condition, when no key is depressed, the two ring counters are clocked and sequentially address the ROM, thereby scanning the key switches for key closures.

When a key is depressed, a single path is completed between one output of the 9-stage ring counter (X<sub>0</sub> thru X<sub>8</sub>) and one input of the 10-bit comparator (Y<sub>0</sub>-Y<sub>9</sub>). After a number of clock cycles, a condition will occur where a level on the selected path to the comparator matches a level on the corresponding comparator input from the 10-stage ring counter.

**N KEY ROLLOVER**

— When a match occurs, and the key has not been encoded, the switch bounce delay network is enabled. If the key is still de-


pressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears, a one is stored in the encoded key memory and the scan sequence is resumed. If a match occurs at another key location, the sequence is repeated thus encoding the next key. If the match occurs for an already encoded key, the match is not recognized. The code of the last key encoded remains in the output data buffer.

**N KEY LOCKOUT**

— When a match occurs, the delay network is enabled. If the key is still depressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears and the remaining keys are locked out by halting the scan sequence. The scan sequence is resumed upon key release. The output data buffer stores the code of the last key encoded.

**SPECIAL PATTERNS**

— Since the selected coding of each key and all the options are defined during the manufacture of the chip, the coding and options can be changed to fit any particular application of the keyboard. Up to 360 codes of up to 10 bits can be programmed into the AY-5-3600 ROM covering most popular codes such as ASCII, EBCDIC, Selectric, etc., as well as many specialized codes. The ASCII code in conjunction with internal oscillator, 10 data outputs and any key down output, is available as a standard pattern (See Figure 2).

**TIMING DIAGRAM**

**Fig.1**



SYMBOL	MODE				SYMBOL	MODE			
	N	S	C	SC		N	S	C	SC
␣		X1 Y0, X0 Y8			SOH			X0 Y8	X5 Y0, X0 Y8
A		X0 Y2		X1 Y2	STX			X1 Y8	X4 Y0, X1 Y8
B		X5 Y3		X2 Y2	ETX	X4 Y4	X4 Y4	X4 Y4	X4 Y4, X6 Y0
C		X2 Y3		X3 Y2	EDT				X4 Y1
D		X2 Y2		X4 Y2	ENO				X3 Y1
E		X2 Y1		X5 Y2	ACK			X2 Y8	X7 Y1, X2 Y8
F		X3 Y2		X6 Y2	BEL			X3 Y8	X6 Y1, X3 Y8
G		X4 Y2		X7 Y2	BS				X3 Y4
H	X0 Y5	X0 Y5, X5 Y7	X0 Y5	X0 Y5	HT	X0 Y4	X0 Y4	X0 Y4, X8 Y9	X8 Y9
I		X7 Y1		X0 Y4	LF	X7 Y6	X7 Y6	X7 Y6	X7 Y7
J		X6 Y2		X6 Y6	VT	X3 Y7	X3 Y7	X3 Y7	X3 Y7
K		X7 Y2		X3 Y8	FF	X7 Y8	X7 Y8	X7 Y8	X7 Y8
L	X2 Y6	X2 Y6, X8 Y2	X2 Y6	X2 Y6	CR	X3 Y5	X3 Y5	X3 Y5	X3 Y5, X1 Y6
M		X7 Y3		X3 Y5	SO	X0 Y7	X0 Y7	X0 Y7, X1 Y8	X1 Y7
N		X6 Y3		X4 Y5	SI	X1 Y7	X1 Y7	X1 Y7	X0 Y1
O		X8 Y1			DLE				X5 Y1
P		X6 Y6		X0 Y2, X0 Y3	DC1				X6 Y17
Q		X0 Y1		X1 Y3	DC2				X2 Y1
R		X3 Y1		X2 Y3	DC3				X1 Y5
S		X1 Y2		X4 Y1	DC4				X6 Y17
T		X4 Y1		X5 Y3	NAK				X3 Y0
U		X0 Y1		X6 Y3	SYN				X2 Y0
V		X4 Y3		X7 Y3	ETB				X1 Y0
W		X1 Y1		X8 Y3	CAN	X3 Y4		X3 Y4	
X		X1 Y3		X8 Y2	EM				
Y		X5 Y1		X5 Y8	SUB				X8 Y0
Z		X0 Y3		X5 Y5	ESC				X7 Y0
␣			X0 Y2		FS				X1 Y4
a	X0 Y2				GS				X7 Y6
b	X5 Y3		X0 Y2		RS	X1 Y4	X1 Y4	X1 Y4	
c	X2 Y3		X5 Y3		SS	X2 Y7	X2 Y7	X2 Y7	X2 Y7
d	X2 Y2		X2 Y2		US	X3 Y3, X4 Y8	X4 Y9, X3 Y3	X4 Y9, X3 Y3	X4 Y9, X3 Y3
e	X2 Y1		X2 Y1		SP	X5 Y9	X5 Y9, X0 Y9	X5 Y9	X5 Y9
f	X3 Y2		X3 Y2		␣	X3 Y8	X3 Y9, X7 Y5, X1 Y9	X3 Y9	X3 Y9, X7 Y5
g	X4 Y2		X4 Y2		␣	X6 Y9, X2 Y0	X6 Y9	X6 Y9	X6 Y9
h	X5 Y2		X5 Y2		␣	X2 Y5	X2 Y5, X3 Y0	X2 Y5	X2 Y5
i	X7 Y1		X7 Y1		␣	X1 Y5	X1 Y5, X4 Y0	X1 Y5	X1 Y5
j	X6 Y2		X6 Y2		␣	X6 Y8	X6 Y8, X6 Y8, X2 Y8	X6 Y8	X6 Y8
k	X7 Y2, X2 Y9		X7 Y2		␣	X7 Y5	X3 Y8	X7 Y5	X7 Y4
l	X8 Y2		X8 Y2		␣	X7 Y9	X7 Y4, X3 Y4, X8 Y0	X7 Y9	X7 Y9
m	X7 Y3, X1 Y6		X7 Y3		␣	X4 Y8	X4 Y8, X5 Y7, X8 Y9	X4 Y8	X4 Y8
n	X6 Y3, X1 Y8		X6 Y3		␣	X5 Y8	X5 Y8, X7 Y0, X5 Y4	X5 Y8	X5 Y8
o	X8 Y1		X8 Y1		␣	X0 Y6	X0 Y6, X5 Y6, X7 Y7	X0 Y6	X0 Y6, X7 Y7
p	X6 Y6, X0 Y8		X6 Y6		␣	X8 Y3	X8 Y3	X8 Y3	X8 Y3
q	X0 Y1		X0 Y1		␣	X2 Y4	X2 Y4, X8 Y7	X2 Y4	X8 Y7
r	X2 Y1		X2 Y1		␣	X8 Y4	X8 Y4	X8 Y4	X8 Y4
s	X1 Y2		X1 Y2		␣	X7 Y4	X7 Y4	X7 Y4	X7 Y4
t	X4 Y1		X4 Y1		␣	X6 Y7, X8 Y8	X8 Y8	X6 Y7, X8 Y8	X8 Y8
u	X6 Y1		X6 Y1		1	X0 Y0, X0 Y8		X0 Y0	
v	X4 Y3		X4 Y3		2	X1 Y0, X1 Y8		X1 Y0	
w	X1 Y1		X1 Y1		3	X2 Y8		X2 Y0	
x	X1 Y3		X1 Y3		4	X3 Y0		X3 Y0	
y	X5 Y1		X5 Y1		5	X4 Y0		X4 Y0	
z	X0 Y3		X0 Y3		6	X5 Y0, X2 Y6		X5 Y0	
␣		X8 Y6, X2 Y9		X4 Y6, X8 Y6	7	X6 Y0, X3 Y8		X6 Y0	
␣				X1 Y1	8	X7 Y0		X7 Y0	
␣	X8 Y8	X1 Y6	X8 Y6	X8 Y1	9	X8 Y0, X8 Y9		X8 Y0	
␣	X1 Y8	X1 Y8	X1 Y8	X2 Y4	␣	X5 Y4	X8 Y5	X5 Y4	X8 Y5
␣	X4 Y7, X8 Y7		X4 Y7, X8 Y7	X4 Y7	␣	X8 Y5, X5 Y6	X7 Y8, X6 Y5, X0 Y0	X8 Y5, X5 Y6	
␣	X3 Y8	X3 Y6	X3 Y6	X3 Y6	␣	X8 Y4, X7 Y7	X7 Y7, X6 Y4, X4 Y7	X8 Y4	
␣	X4 Y5	X4 Y5	X4 Y5	X4 Y5	␣	X5 Y5	X5 Y5, X5 Y0, X0 Y7	X5 Y5	
␣			X2 Y9	X6 Y4	␣	X4 Y6	X4 Y6, X7 Y4	X4 Y6	
DEL			X2 Y9	X2 Y9	␣				
NULL	X5 Y7	X5 Y7	X5 Y7, X0 Y8	X5 Y7, X0 Y8	␣				

Note 1. Bits 1 to 8 and bit 9 of the AY-5-3600 correspond to bits 1 to 7 of ASCII II.

Note 2. Codes 0000011 and 0011111 are not present in the standard AY-5-3600 pattern.


Fig.2 STANDARD AY-5-3600 CODE ASSIGNMENTS ASCII CODE

**OPTIONS PROVIDED WITH STANDARD ENCODER**

- Device Marking: AY-5-3600
- Internal Oscillator on Pin Nos. 1, 2, 3
- Any Key Output on Pin No. 4
- Any Key Output True (Logic 1) During Key Depression
- Output Data Bit B10 on Pin No. 5
- N-Key Rollover Only
- True Outputs Only
- Pulse Data Ready Signal
- Internal Resistor to V<sub>DD</sub> on Shift/Control Pin
- Plastic Package

ROM

Fig.3



NOTE: Output driver capable of driving one TTL load with no external resistor.  
Capable of driving two TTL loads using an external 6.8K $\Omega$  resistor to  $V_{DD}$ .

TYPICAL CHARACTERISTIC CURVES




Fig.4 STROBE DELAY vs.  $C_1$




Fig.5 OSCILLATOR FREQUENCY vs.  $C_2$




Fig.6 TYPICAL OUTPUT ON RESISTANCE ( $R_{DON}$ ) vs. GATE BIAS VOLTAGE ( $V_{GS}$ )





Fig.7 TYPICAL POWER CONSUMPTION (mW)

## Keyboard Encoder and PROM/EPROM Application

The AY-5-3600-PRO is pre-programmed during manufacture to provide specific yet simple binary coded outputs thus allowing the purchase of off-the-shelf devices (distributors, etc.). To enhance the device flexibility, the binary outputs have been organized to provide direct interface with a PROM/EPROM.



The PROM (Programmable Read Only Memory) permits the programming of the required output code in the factory or the field within minutes, thus making it extremely suitable for small quantity, fast turnaround keyboard requirements. The EPROM (Erasable Programmable Read Only Memory) is ideally suited for prototyping, where patterns are quite variable, allowing the EPROM to be erased and reprogrammed repeatedly. Similar advantages are realized in the field where pattern changes are necessary in order to respond to redefined requirements or to subtle system peculiarities not previously encountered.

### Technical Description

The AY-5-3600-PRO is a binary coded MOS-LSI device programmed to furnish 360 unique 9-bit codes (90 keys × 4 modes × 9 bits). Option selections include such popular functions as Internal Oscillator, Lockout/Rollover and an Any Key Down output. For further, more explicit device characteristics refer to the preceding pages. The internal oscillator is a self contained (on-chip) circuit option which eliminates the need for any external clock source. For applications necessitating an external clock source the internal oscillator input pins may be utilized to function in the slave mode of operation. Lockout or Rollover is selectable via an input pin, thus allowing the versatility required on various keyboard applications. The Any Key Down output performs the function of a gating signal by acknowledging both a key depression and release, making it a convenient signal for use in a repeat application.

For ease of translation, each key is assigned an X-Y coordinate and, in turn, each X-Y coordinate has been identified with a

specific yet simple binary coded output. Two formats are described: the first for application with a 64 key 4 mode keyboard and the second for a 90 key 4 mode keyboard.

The 64 key 4 mode application as illustrated in Fig. 8 utilized keyboard encoder addresses X0 Y0 thru X6 Y3. A unique combination of one input (Y) and one output (X) is assigned to each key, for a total coverage of 64 keys. Binary coded outputs B2-B9 have been arranged to provide the necessary 8-bit address inputs to the PROM/EPROM, with B2 and B3 representing the variable mode identification and B4-B9 each specific key closure.

When a key is depressed a path is completed between one X line and one Y line thus addressing that specific X-Y ROM coordinate in the AY-5-3600-PRO. The 8-bit binary code for that X-Y location (ref. Truth Table page 14-15) is transferred into a one character 8-bit output latch (B2-B9) thus providing the appropriate 8-bit address to the 256 × 8 PROM/EPROM.

Expansion to a 90 key 4 mode operation (see Fig. 9) is identical to the 64 key 4 mode except: the 90 key 4 mode version utilizes the full complement of addresses X0 Y0 thru X8 Y9 (90 keys). The 8-bit binary code (B2-B9) previously produced to address the 256 × 8 PROM/EPROM is now expanded to a 9-bit binary code (B1-B9) for addressing to a 512 × 8 PROM/EPROM. With expansion to a 90 key 4 mode application outputs B1-B3 now serve as the variable mode identification.


The interface to a PROM/EPROM enables the custom programming of the required output data in the PROM/EPROM to directly coincide to the specific address inputs from the AY-5-3600-PRO. Any PROM whether it be bipolar, ultraviolet erasable or electrically alterable, may be employed to provide a wide variety of "off-the-shelf" keyboards. Once the keyboard assembly has gone beyond the prototyping stage, and assuming the quantity/cost permit, the PROM/EPROM data can be converted to the standard AY-5-3600 data format (ref. AY-5-3600 Custom Coding Information sheet) and produced in production quantities. This eliminates the PROM/EPROM expense while assuring the absence of undefined coding changes.

### Summary of Important Features

- Ability to deliver complete keyboard assemblies within days without sacrificing the features offered in the AY-5-3600 Keyboard Encoder
- Ability to buy off-the-shelf devices (distributor, etc.)
- Ability to verify the specific pattern format using a PROM/EPROM prior to a 'custom' encoder commitment

ROM

NORMAL										
X	Y	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	B <sub>5</sub>	B <sub>6</sub>	B <sub>7</sub>	B <sub>x</sub>	B <sub>y</sub>
0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	2	0	0	0	0	0	0	0	0	1
0	3	0	0	0	0	0	0	0	0	1
0	4	0	0	0	0	0	0	0	1	0



MODE IDENT. ILLUSTRATED USING NORMAL MODE ONLY, FOR REMAINING MODES REFER TO TRUTH TABLE

64 x 4 BLOCK DIAGRAM





Fig.8 64 KEY 4 MODE KEYBOARD APPLICATION

NORMAL										
X	Y	B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	B <sub>5</sub>	B <sub>6</sub>	B <sub>7</sub>	B <sub>x</sub>	B <sub>y</sub>
0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	2	0	0	0	0	0	0	0	0	1
0	3	0	0	0	0	0	0	0	0	1
0	4	0	0	0	0	0	0	0	1	0



MODE IDENT. ILLUSTRATED USING NORMAL MODE ONLY, FOR REMAINING MODES REFER TO TRUTH TABLE

90 x 4 BLOCK DIAGRAM




Fig.9 90 KEY 4 MODE KEYBOARD APPLICATION





OPTIONS

- Device Marking: AY-5-3600-PRO
- Internal Oscillator on Pin Nos. 1, 2, 3
- Lockout/Rollover on Pin No. 4
  - Internal Resistor to  $V_{DD}$  on Lockout/Rollover Pin
- True Outputs Only
- Any Key Output on Pin No. 5.
  - Any Key Output True (Logic 1) During Key Depression
- Pulse Data Ready Signal
- Plastic Package
- Internal Resistor to  $V_{DD}$  on Shift/Control Pin

XY	NORMAL	SHIFT	CONTROL	SHFT/CTR	XY	NORMAL	SHIFT	CONTROL	SHFT/CTR
0	00000000	00100000	01000000	01100000	45	000101101	001101101	010101101	011101101
1	00000001	00100001	01000001	01100001	46	000101110	001101110	010101110	011101110
2	00000010	00100010	01000010	01100010	47	000101111	001101111	010101111	011101111
3	00000011	00100011	01000011	01100011	48	000110000	001110000	010110000	011110000
4	00000100	00100100	01000100	01100100	49	000110001	001110001	010110001	011110001
5	00000101	00100101	01000101	01100101	50	000110010	001110010	010110010	011110010
6	00000110	00100110	01000110	01100110	51	000110011	001110011	010110011	011110011
7	00000111	00100111	01000111	01100111	52	000110100	001110100	010110100	011110100
8	000001000	001001000	010001000	011001000	53	000110101	001110101	010110101	011110101
9	000001001	001001001	010001001	011001001	54	000110110	001110110	010110110	011110110
10	000001010	001001010	010001010	011001010	55	000110111	001110111	010110111	011110111
11	000001011	001001011	010001011	011001011	56	000111000	001111000	010111000	011111000
12	000001100	001001100	010001100	011001100	57	000111001	001111001	010111001	011111001
13	000001101	001001101	010001101	011001101	58	000111010	001111010	010111010	011111010
14	000001110	001001110	010001110	011001110	59	000111011	001111011	010111011	011111011
15	000001111	001001111	010001111	011001111	60	000111100	001111100	010111100	011111100
16	000010000	001010000	010010000	011010000	61	000111101	001111101	010111101	011111101
17	000010001	001010001	010010001	011010001	62	000111110	001111110	010111110	011111110
18	000010010	001010010	010010010	011010010	63	000111111	001111111	010111111	011111111
19	000010011	001010011	010010011	011010011	64	100000000	101000000	110000000	111000000
20	000010100	001010100	010010100	011010100	65	100000001	101000001	110000001	111000001
21	000010101	001010101	010010101	011010101	66	100000010	101000010	110000010	111000010
22	000010110	001010110	010010110	011010110	67	100000011	101000011	110000011	111000011
23	000010111	001010111	010010111	011010111	68	100000100	101000100	110000100	111000100
24	000011000	001011000	010011000	011011000	69	100000101	101000101	110000101	111000101
25	000011001	001011001	010011001	011011001	70	100000110	101000110	110000110	111000110
26	000011010	001011010	010011010	011011010	71	100000111	101000111	110000111	111000111
27	000011011	001011011	010011011	011011011	72	100001000	101001000	110001000	111001000
28	000011100	001011100	010011100	011011100	73	100001001	101001001	110001001	111001001
29	000011101	001011101	010011101	011011101	74	100001010	101001010	110001010	111001010
30	000011110	001011110	010011110	011011110	75	100001011	101001011	110001011	111001011
31	000011111	001011111	010011111	011011111	76	100001100	101001100	110001100	111001100
32	000100000	001100000	010100000	011100000	77	100001101	101001101	110001101	111001101
33	000100001	001100001	010100001	011100001	78	100001110	101001110	110001110	111001110
34	000100010	001100010	010100010	011100010	79	100001111	101001111	110001111	111001111
35	000100011	001100011	010100011	011100011	80	100010000	101010000	110010000	111010000
36	000100100	001100100	010100100	011100100	81	100010001	101010001	110010001	111010001
37	000100101	001100101	010100101	011100101	82	100010010	101010010	110010010	111010010
38	000100110	001100110	010100110	011100110	83	100010011	101010011	110010011	111010011
39	000100111	001100111	010100111	011100111	84	100010100	101010100	110010100	111010100
40	000101000	001101000	010101000	011101000	85	100010101	101010101	110010101	111010101
41	000101001	001101001	010101001	011101001	86	100010110	101010110	110010110	111010110
42	000101010	001101010	010101010	011101010	87	100010111	101010111	110010111	111010111
43	000101011	001101011	010101011	011101011	88	100011000	101011000	110011000	111011000
44	000101100	001101100	010101100	011101100	89	100011001	101011001	110011001	111011001